Wireless IC Design with SoC and Low Power Techniques
(應(yīng)用SOC及低功耗技術(shù)的無線IC設(shè)計) |
入學(xué)要求 |
學(xué)員學(xué)習(xí)本課程應(yīng)具備下列基礎(chǔ)知識:
◆ 電路系統(tǒng)的基本概念。 |
班級規(guī)模及環(huán)境 |
為了保證培訓(xùn)效果,增加互動環(huán)節(jié),我們堅持小班授課,每期報名人數(shù)限5人,多余人員安排到下一期進行。 |
上課時間和地點 |
上課地點:【上海總部】:同濟大學(xué)(滬西)/星河世紀廣場(11號線上海西站) 【深圳分部】:電影大廈(地鐵一號線大劇院站)/深圳大學(xué)成教院
【北京分部】:北京中山/福鑫大樓 【南京分部】:金港大廈(和燕路) 【武漢分部】:凱盟大廈(新華路)
【成都分部】:四威大廈(泰安里營門口路)
近開課時間(周末班/連續(xù)班/晚班): 無線IC設(shè)計培訓(xùn)班:2025年7月14日..用心服務(wù)..........--即將開課--............ |
學(xué)時 |
◆課時: 共8天,64學(xué)時
◆外地學(xué)員:代理安排食宿(需提前預(yù)定)
☆合格學(xué)員免費頒發(fā)相關(guān)資格證書,提升您的職業(yè)資質(zhì)
作為早專注于嵌入式培訓(xùn)的專業(yè)機構(gòu),曙海嵌入式提供的證書得到本行業(yè)的廣泛認
可,學(xué)員的能力得到大家的認同。
☆合格學(xué)員免費推薦工作
★實驗設(shè)備請點擊這兒查看★ |
新優(yōu)惠 |
◆團體報名優(yōu)惠措施:兩人95折優(yōu)惠,三人或三人以上9折優(yōu)惠 。注意:在讀學(xué)生憑學(xué)生證,即使一個人也優(yōu)惠500元。 |
質(zhì)量保障 |
1、培訓(xùn)過程中,如有部分內(nèi)容理解不透或消化不好,可免費在以后培訓(xùn)班中重聽;
2、培訓(xùn)結(jié)束后免費提供一個月的技術(shù)支持,充分保證培訓(xùn)后出效果;
3、培訓(xùn)合格學(xué)員可享受免費推薦就業(yè)機會。 |
應(yīng)用SOC及低功耗技術(shù)的無線IC設(shè)計培訓(xùn)班 |
- SOC的設(shè)計方法與實現(xiàn)
- 低功耗電路的特殊設(shè)計
- 各種運算電路、濾波電路的設(shè)計考量
- 調(diào)制解調(diào)電路的算法與設(shè)計
- 傅利葉變換電路的設(shè)計技巧
第一部分 - Introduction
- What is SoC? and why is it important for Wireless, why not use a DSP?
- Impact and examples of applications
- Tools and metrics for analysis of performance, cost and power.
- Impact on memory subsystem
- Exploration of architectural space and alternatives
- Design choices (algorithm mappings), pipelining v/s concurrent, test methodology
- Components of a wireless modem
Assignment: Analyzing requirements for a balanced design from a system perspective
第二部分 - Arithmetic Building Blocks and Fixed Point Arithmetic
- Representations and notations
- Fixed point arithmetic v/s floating point
- Adders:? RCA, CLA, CSA
- Multiplier designs: Booth recoding and low power implications
- Array multipliers using counters, impact on layout.? Pipelined designs.
- Modeling of finite register length effects
- Block floating point representations and Dynamic range
- High performance, low power arithmetic blocks
- Lab: verilog and synthesis of diff arithmetic blocks, +, *. Compare area v/s speed v/s power
第三部分 - Digital Filters
- Types of filters and their applications, decimation /interpolation.
- Spectral requirements, channel equalization and? inter symbol interference
- FIR filters
- IIR filters, numerical stability issues. Implications of pipelined performance of multipliers on IIR filters.
- Adaptive filters, Decision feedback equalizer
- Design and test tradeoffs
- Examples of High performance, low power? ???design and implementations
- Lab: Design filters (FIR, IIR, adaptive filters) for different constraints
第四部分 - Coding and Forward Error Correction
?
?
? - Forward error correction and it’s application in wireless modems
? - Convolutional coding and decoding (Viterbi algorithm)
? - Trellis coding (if time permits)
? - Turbo-coding and decoding
? - Design tradeoffs, ACS units, memory addressing schemes, scaling/wraparound, pipelining
? - Examples of high performance systolic design, low power designs and implementations
? - Lab: Design a viterbi decoder for a convolutional for 3G standard, implement a scaled down version of it.
?
?
第五部分 - Transforms – Fourier Transforms
- Applications : OFDM modulation in wireless systems (used in 802.11a and 802.11g)
- Discrete Fourier transform
- Applications
- Decomposition and the Fast Fourier Transform
- Variants and mixed radix transforms
- Memory architectures, addressing schemes, block floating point, pipelining
- Testing - Design of a FT block.
- High performance, low latency
- High performance, high throughput
- Programable
- Reconfigurable
Lab: Design and implement a butterfly unit, build a 16 point pipelined FFT block. Synthesize and analyze the timing and determine pipelining. Understand the contributions of the different components to gate count and power consumption.
第六部分 - System Design – Case Study
- The design of a communications system
- XDSL
- Wireless modem
- The implications of the various tradeoff.
- System constraints include multichannel, high performance design, single channel low power design, etc.
- Lab: Catchup
? |
|
|